Factsheet

SI85SCC30

Serial Communications Controller

Product Features

- > Designed for use with 8 and 16-bit microprocessors.
- ▶ Reliable operation with 25Mhz clock.
- > On-chip crystal clock oscillator, DPLL and Baud Rate Generator.
- > Two Independent full-duplex channels.
- > Receiver data registers quadruply buffered.
- > NRZ, NRZI, FM encoding/decoding.
- > Fully synthesizable Register Transfer Level (RTL) VHDL

Synchronous/Isochronous data rates:

- Upto ¼ of the PCLK (2.5 Mbits/sec) maximum data rate with 10 MHz PCLK using external phase locked loop.
- ➢ Upto 625 Kbit/sec with a 10 MHz clock rate. Upto 500Kbit/sec with a 8MHz clock rate (FM encoding using DPLL).
- Upto 372.5 Kbit/sec with a 10 MHz clock rate. Upto 250 Kbit/sec with a 8 MHz clock rate (NRZI encoding using DPLL).

Asynchronous Capabilities:

- ▶ 5,6,7 or 8 bits per character.
- ➤ 1,1-½ or 2 stop bits.
- ➢ Odd or Even parity.
- ➤ Times 1,16,32 or 64 clock modes.
- Spike rejection mechanism, break generation and detection and also parity overrun and framing error detection.

Synchronous capabilities:

- > Internal or external synchronization.
- ➤ 5,6,7 or 8 bits per character with 1 or 2 sync characters in separate registers.
- Automatic CRC generation (CRC-16/SDLC- CRC) generation/detection.

SDLC/HDLC Capabilities:

- ➤ 5,6,7 or 8 bits per character.
- > Abort sequence generation and checking.
- > Automatic zero insertion/deletion and detection.
- > Automatic flag insertion between messages.
- > Address field recognition.
- > SDLC Loop-mode with EOP recognition/loop entry and exit.
- > CRC-16/SDLC-CRC generation/detection.

Silicon Cores[™]

Core to the Intelligent Network™



Serial Communication Controller

SI85CC30


The SI85SCC30 SCC is a dual channel, multiprotocol communications data It supports peripheral. virtually any serial data transfer application with important functions like baud rate generator, digital phase locked loop on the cell, it makes a self contained controller. In proportion to its functionalities the pin count is very less

Architectural Overview

The SCC internal architecture includes two full duplex channels, baud rate two internal generators, control and interrupt logic, and a bus interface to a non multiplexed Associated bus. with channel each are а number of read and write registers for mode control and status information, as well as necessary logic to interface to modems or other external devices.

SCC8530Copyrights © 2002-2003 Silicon Interfaces Private Limited. All rights reserved.12/20/2002606, Nirman Kendra, E. Moses Road, Mahalaxmi, Mumbai 400 011 Indiawww.siliconcores.com and www.siliconinterfaces.com

Page 1



Serial Communication Controller Block Representative Schematic:

Contact:

Email: info@siliconinterfaces.com Phone: (+91-22) 2491 3024;Fax: (+91-22) 2498 1379 In USA: (+1-408) 866 2458; Fax: (+1-408) 866 6586 In UK: (+44-20) 8543 4436; Fax: (+44-20) 8544 1311

Notice: Information in this document is indicative. Product specifications are subject to change without notice. *Silicon Interfaces* shall not be responsible for direct, indirect or consequential damages that may accrue through typographical errors or otherwise. No license, expressed or implied to any intellectual property rights is granted by this document. Product names mentioned herein may be trademarks and/or registered trademarks of their respective owners. Rights are hereby acknowledged.



Silicon Interfaces[®] a software and vlsi design center

Silicon Interfaces is the world's answer to integrated solutions for Design Services needs for SOC, ASIC & FPGA for Wireless, Cable & Optical Networking, Fiber Channel & Inter-connect, Data Communications and Storage. Silicon Interfaces is operating since 1990 primarily in USA, Europe and Pacific Rim.

SCC8530 12/20/2002 Copyrights © 2002-2003 *Silicon Interfaces* Private Limited. All rights reserved. 606, Nirman Kendra, E. Moses Road, Mahalaxmi, Mumbai 400 011 India www.siliconcores.com and www.siliconinterfaces.com Page 2