Factsheet

Gigabit - SI50GE22

Silicon CoresTM

Core to the Intelligent SystemTM

Gigabit Ethernet MAC

Silicon Interfaces' Gigabit Ethernet Media Access Controller is highly integrated Gigabit Ethernet MAC solution for Gigabit applications. It simplifies design of Gigabit systems and reduces time-to-market. It is also a companion device for any Network Processor and enables glueless Gigabit Ethernet backbone connectivity.

The GEMAC (Gigabit Ethernet Media Access Controller) core implements the Ethernet Media Access Control (MAC) protocol according to IEEE 802.3 specification. The MAC has a standard Gigabit Media Independent Interface (GMII) to connect to any PHY interface. The core can be used in various integrated applications. A single channel MAC with PCI controller would provide an ideal solution for inexpensive NIC cards.

The complete modular design of the cores facilitates easy customization to include value added and distinguishing features.

The GEMAC implements half duplex functions such as Carrier Extension and Packet Bursting. In full duplex mode, the GEMAC implements both symmetrical and asymmetrical flow control via IEEE 802.3x Pause MAC Control frames. Pause frames can be generated according to flow control thresholds within the

.....

Product Specifications

- Fully synthesizable Register Transfer Level (RTL) Verilog HDL core.
- Fully functionally verified core. (Verilog)
- ◆ Targeted to ASIC (TSMC (0.15, 0.18 and 0.2 micron))
- ♦ Standard GMII Physical Interface
- ♦ Clock Frequency: 130MHz (TSMC)

Options:

(May be separately priced)

Adaptations:

- √ 32 bit PCI Host Interface (PCI MAC) available
- √ 64 Kbyte (Max) Transmit and 64 Kbyte (Max) Receive External Buffer Memory Interface in place of Internal FIFO – available
- Powerful statistics database Management Information Database (MIB based on RFC2665) providing information to external user or management object available
- √ IEEE 802.1q VLAN compliant available
- √ Configurable Jumbo frames of any length available
- √ Programmable inter-frame gap adjustment available
- √ Capable of loop-back diagnosis mode available
- √ Supports 802.3ad Link Aggregation and 802.ac Tagging available
- √ Supports Ten Bit Interface (TBI) available
- √ Supports IEEE 802.3-2002 specification

Add-ons:


- √ 16-bit MII (Media Independent Interface) available
- √ RMII (6 pin Reduced MII) available
- √ PCS Interface physical layer attachment (PMA) for 1000Base-X (i.e. 8b/10b encoding/decoding and SERDES for transmission/reception) available
- √ SMII (2 pin Serial MII) Interface possible



Product Highlights

- ☑ Highly Integrated Gigabit Ethernet Media Access Controller (MAC) core
- ✓ Compliance with IEEE 802.3-2000 specifications
- ☑ Backward Compatible with 100/10 Mbits.
- ✓ Network data bandwidth: 1 Gbps in CSMA/CD (Half Duplex) and 2 Gbps in Full Duplex.
- ☑ Generic Host Interface
- ✓ Configurable flow control with MAC control pause frames compliant to IEEE 802.3x for frame-based flow control
- Reconciliation Physical Sub-layer with GMII included
- ☑ 8K Receive FIFO and 4K Transmit FIFO
- ☑ Carrier Extension and Packet Bursting
- ☑ Supports 802.3z, Gigabit Ethernet over optical fibres
- ☑ Supports 802.3ab, Gigabit Ethernet over copper
- ☑ Supports 802.3u 100 Mbits Fast Ethernet
- 2 Independent Clock Domains

GEMAC Block Representative Schematic:



- <u>Host Interface</u>: The host Interface allows the SI50GE22 to be easily connected to the most 8 bit host processors. The host interface consists of 8-bit data bus and an 8-bit address bus.
- <u>Physical Interface</u>: The physical (PHY) Interface provides a standard Gigabit media independent interface (GMII) to the physical layer
- <u>Transmit and receive fifo</u>: The transmit and receive memory is a 4K and 8K Bytes of internal buffer provided to store the transmitted data and the received data.
- <u>Control and Status Register</u>: The Control and Status Register store the vital information desirable for the proper working of the core. It also stores the status of discarded packets while transmission and reception.
- <u>Transmitter</u>: The transmitter retrieves data from the transmit memory and creates correctly formatted packet to be transmitted through the PHY interface.
- <u>Receiver</u>: The receiver takes incoming data from the PHY interface, checks the validity and stores the valid data into the receive memory or stores the status of the received corrupt packet into the CSR.

Contact:

Email: info@siliconinterfaces.com

Phone: (+91-22) 2491 3024; Fax: (+91-22) 2498 1379 In USA: (+1-408) 866 2458; Fax: (+1-408) 866 6586 In UK: (+44-20) 8543 4436; Fax: (+44-20) 8544 1311 Silicon Interfaces®

a software and vlsi design center

Notice: Information in this document is indicative. Product specifications are subject to change without notice. *Silicon Interfaces* shall not be responsible for direct, indirect or consequential damages that may accrue through typographical errors or otherwise. No license, expressed or implied to any intellectual property rights is granted by this document. Product names mentioned herein may be trademarks and/or registered trademarks of their respective owners. Rights are hereby acknowledged.

Silicon Interfaces is the world's answer to integrated solutions for Design Services needs for SOC, ASIC & FPGA for Wireless, Cable & Optical Networking, Fiber Channel & Inter-connect, Data Communications and Storage. Silicon Interfaces is operating since 1990 primarily in USA, Europe and Pacific Rim.