8530 - SERIAL COMMUNICATIONS CONTROLLER
Download Factsheet (pdf document) - click here!
The SI85SCC30 SCC is a dual channel, multiprotocol data communications peripheral. It supports virtually any serial data transfer application with important functions like baud rate generator, digital phase locked loop on the cell, it makes a self contained controller. In proportion to its functionalities the pin count is very less
Product Features :
Designed for use with 8 and 16 bit microprocessors.
Reliable operation with 25 Mhz clock.
On - chip crystal clock oscillator, DPLL and Baud Rate Generator.
Two Independent full - duplex channels.
Receiver data registers quadruply buffered.
NRZ, NRZI, FM encoding / decoding.
Fully synthesizable Register Transfer Level (RTL) VHDL
Synchronous / Isosynchronous data rates :
Upto 1 / 4 of the PCLK (2.5 Mbits / sec) maximum data rate with 10 MHz PCLK using external phase locked loop.
Upto 625 Kbit / sec with a 10 MHz clock rate. Upto 500 Kbit / sec with a 8MHz clock rate (FM encoding using DPLL).
Upto 372.5 Kbit / sec with a 10 MHz clock rate. Upto 250 Kbit / sec with a 8 MHz clock rate (NRZI encoding using DPLL).
Asynchronous capabilities :
5, 6, 7 or 8 bits per character.
1, 1 - 1 / 2 or 2 stop bits.
Odd or Even parity.
Times 1, 16, 32 or 64 clock modes.
Spike rejection mechanism, break generation and detection and also parity overrun and framing error detection.
Synchronous capabilities :
Internal or external synchronization.
5, 6, 7 or 8 bits per character with 1 or 2 sync characters in separate registers.
Automatic CRC generation (CRC - 16 / SDLC - CRC) generation / detection
SDLC / HDLC Capabilities :
5, 6, 7 or 8 bits per character.
Abort sequence generation and checking.
Automatic zero insertion/deletion and detection.
Automatic flag insertion between messages.
Address field recognition.
SDLC Loop - mode with EOP recognition / loop entry and exit.
CRC - 16 / SDLC - CRC generation/detection.
Serial Communication Controller Block Representative Schematic :
Architectural Overview :
The SCC internal architecture includes two full duplex channels, two baud rate generators, internal control and interrupt logic, and a bus interface to a non multiplexed bus. Associated with each channel are a number of read and write registers for mode control and status information, as well as logic necessary to interface to modems or other external devices.
Notice : Information in this document is indicative. Product specifications are subject to change without notice. Silicon Interfaces shall not be responsible for direct, indirect or consequential damages that may accrue through typographical errors or otherwise. No license, expressed or implied to any intellectual property rights is granted by this document. Product names mentioned herein may be trademarks and/or registered trademarks of their respective owners. Rights are hereby acknowledged.
Copyright© 2002- Silicon Interfaces Private Limited. All rights reserved.
For more information please contact Silicon Cores at info@siliconinterfaces.com
<Previous product | Next product>
The SI85SCC30 SCC is a dual channel, multiprotocol data communications peripheral. It supports virtually any serial data transfer application with important functions like baud rate generator, digital phase locked loop on the cell, it makes a self contained controller. In proportion to its functionalities the pin count is very less
Product Features :
Designed for use with 8 and 16 bit microprocessors.
Reliable operation with 25 Mhz clock.
On - chip crystal clock oscillator, DPLL and Baud Rate Generator.
Two Independent full - duplex channels.
Receiver data registers quadruply buffered.
NRZ, NRZI, FM encoding / decoding.
Fully synthesizable Register Transfer Level (RTL) VHDL
Synchronous / Isosynchronous data rates :
Upto 1 / 4 of the PCLK (2.5 Mbits / sec) maximum data rate with 10 MHz PCLK using external phase locked loop.
Upto 625 Kbit / sec with a 10 MHz clock rate. Upto 500 Kbit / sec with a 8MHz clock rate (FM encoding using DPLL).
Upto 372.5 Kbit / sec with a 10 MHz clock rate. Upto 250 Kbit / sec with a 8 MHz clock rate (NRZI encoding using DPLL).
Asynchronous capabilities :
5, 6, 7 or 8 bits per character.
1, 1 - 1 / 2 or 2 stop bits.
Odd or Even parity.
Times 1, 16, 32 or 64 clock modes.
Spike rejection mechanism, break generation and detection and also parity overrun and framing error detection.
Synchronous capabilities :
Internal or external synchronization.
5, 6, 7 or 8 bits per character with 1 or 2 sync characters in separate registers.
Automatic CRC generation (CRC - 16 / SDLC - CRC) generation / detection
SDLC / HDLC Capabilities :
5, 6, 7 or 8 bits per character.
Abort sequence generation and checking.
Automatic zero insertion / deletion and detection.
Automatic flag insertion between messages.
Address field recognition.
SDLC Loop - mode with EOP recognition / loop entry and exit.
CRC - 16 / SDLC - CRC generation / detection.
Serial Communication Controller Block Representative Schematic :
Architectural Overview :
The SCC internal architecture includes two full duplex channels, two baud rate generators, internal control and interrupt logic, and a bus interface to a non multiplexed bus. Associated with each channel are a number of read and write registers for mode control and status information, as well as logic necessary to interface to modems or other external devices.
Notice : Information in this document is indicative. Product specifications are subject to change without notice. Silicon Interfaces shall not be responsible for direct, indirect or consequential damages that may accrue through typographical errors or otherwise. No license, expressed or implied to any intellectual property rights is granted by this document. Product names mentioned herein may be trademarks and/or registered trademarks of their respective owners. Rights are hereby acknowledged.
Copyright© 2002- Silicon Interfaces Private Limited. All rights reserved.
For more information please contact Silicon Cores at info@siliconinterfaces.com
<Previous product | Next product>